Enhancing Fault Tolerance of Neural Networks for Security-Critical Applications

¹Department of Computer Science and Engineering, IIT Kharagpur,²Temasek Laboratories, NTU Singapore





2. Contribution

- We develop a highly fault tolerant cryptographic primitive like AES SBox using NN having higher degree of fault tolerance than the standard implementation.
- We implement the fault tolerant NN architecture in an FPGA with tailored implementation strategies.

- We consider single hidden layer for our implementation.
- Number of Hidden Layer
 Neurons also affects the fault tolerance.



5. Conditions for Implementing Fully Fault-Tolerant Architecture







integer affects fault tolerance.

Figure 1: Effect of Fault at Different Locations

Weight Parameters between Input and Hidden Layer

3. Fault Model

- Learning phase is fault-free. Faults can be injected during the classification phase.
- We consider *single location* fault model.
- An adversary can employ single-bit flip, multiple-bit flips or zero/random values.

7. Initial Results

Table 1: Post Place & Route Resource Utilisationfor Artrix-7 FPGA for Different NNs

| Design | #Slice | #LUT | #Register | #DSP | #BRAM | Freq. | #Clock | Delay | % Foulta |
|-----------|--------|--------|-----------|---------|-------|--------|--------|------------------|----------------------|
| | (70) | (70) | (70) | (70) | (70) | | Cycle | (us) | 70 Faults |
| 8-8-256 | 127 | 324 | 199 | 33 | 5 | 151.95 | 1350 | 8.88 | 0.16 |
| | (1.55) | (1.56) | (0.47) | (36.67) | (10) | | | | |
| 8-32-256 | 341 | 934 | 951 | 33 | 4 | 149.43 | 25576 | 171.15 | 0.04 |
| | (4.18) | (4.49) | (2.29) | (36.67) | (8) | | | | |
| 8-64-256 | 427 | 978 | 1007 | 33 | 6 | 141.40 | 49352 | 349.01 | 2.7×10^{-3} |
| | (5.24) | (4.70) | (2.43) | (36.67) | (12) | | | | |
| 8-128-256 | 601 | 1442 | 1657 | 33 | 9 | 128.66 | 96910 | 753.18 | 1.2×10^{-5} |
| | (7.37) | (6.93) | (3.98) | (36.67) | (18) | | | | |
| LUT-based | 24 | 80 | 17 | 0 | 0 | 259.80 | 1 | 3.85 | 100 |
| | (0.29) | (0.40) | (0.40) | (00) | (00) | | | $\times 10^{-3}$ | 100 |

The constraints obtained for different weight parameters.

$$\delta < \begin{cases} y_c - y_{f_2}, & \text{if } c \neq f_2 \\ y_{f_2} - y_r, & \text{otherwise, for all} \end{cases}$$

$$<\begin{cases} \frac{y_c - y_{f_2}}{h_{f_1}}, & \text{if } c \neq f_2\\ \frac{y_{f_2} - y_r}{h_{f_1}}, & \text{otherwise, for all } r \end{cases}$$





Figure 2: Effect of weight parameters on fault for Standard NN



$$\delta < \pm \frac{y_c - y_r}{w_{f_0 f_1}^{(1)} w_{f_1 r}^{(2)} - w_{f_0 f_1}^{(1)} w_{f_1 c}^{(2)}}$$

These constraints are used while training the NN.

AND



Weight Parameters between Hidden and Output Layer

Figure 3: Effect of weight parameters on fault for Modified NN

$2 \begin{bmatrix} 567, 286 \\ 100\% \\ 29, 294 \end{bmatrix} = 5$

6. Implementation on FPGA



https://arxiv.org/abs/1902.04560

 $l_{127} - l_{112}w_{127} - w_{11}d_{111} - l_{96}w_{111} - w_{96}l_{95} - l_{80}w_{95} - w_{80}l_{79} - l_{64}w_{79} - w_{64}l_{63} - l_{48}w_{63} - w_{48}l_{11} - l_8w_{47} - w_{32} - l_7 - l_4w_{31} - w_{16} - l_3 - l_0w_{15} - w_{0} - w_{16} - w_{16}$ W_7 ↓ ↓ AND **↓** ↓ AND **♦ ♦** AND AND Weights AND AND ROM Weights ROM DSP ADDER ADD Control Computation in Neuror DSP ADDER COUNTER MAXVAL CONTROL SHIFT ------COMPARATOR ArgMax Computation OUT

Figure 4: Top Level Architecture of the Hidden Layer and Output Layer